Abstract-This paper presents a transconductor designed using a physical model of double-gate p-type organic thin film transistors (OTFTs). A control voltage can be used to vary the output resistance and the transconductance over one order of magnitude. The voltage gain does not depend on process parameters and therefore is insensitive to shelf and operational degradation. This circuit can be used as a tunable resistor, in voltage amplifiers or in GmC filters.
I. INTRODUCTION
The interest in electronics manufactured with organic semiconductors (i.e. "organic electronics") has been constantly growing in the last twenty years. This technology has made a lot of progress both from the performance and the reliability point of view, enabling the design of increasingly more complex organic circuits. Digital circuits, like RFID transponders [1] and microprocessors [2] have been demonstrated. Recently the first comparators, digital-to-analog [3] , [4] and analog-todigital converters [5] , [6] have been shown, but more effort must be spent on analog circuit design. Indeed different kinds of organic sensors have already been reported [7] and the lack of a proper frontend and analog signal conditioning is the last hurdle for the realization of fully-integrated smart sensors with organic technologies. In this paper is presented the design of a linear transconductor suitable for the implementation of voltage amplifiers and G m C active filters. A novel physical model is used to describe the organic thin-film transistor (OTFT) behavior.
II. DUAL GATE ORGANIC TFTS AND THEIR MODEL
The organic transistors used in this paper are p-type pentacene TFTs with bottom gate structure fabricated using a commercial technology [8] and a new physical model of the OTFT was adopted for this design.
The current conduction in organic TFTs is typically modelled using the concept of variable range hopping (VRH) [9] . According to this theory, in organic semiconductors free carriers jump between localized energy states, therefore the density of states (DOS) defines the electrical properties of the material. In this technology the DOS is well approximated as the sum of two exponential functions [10] , [11] : one is valid for the deep states (low energy) and one for the tail states (high energy) 1 . In the rest of the paper subscripts "d" and "t" will refer respectively to these two kinds of states.
The channel current I c can be found combining the deep and tail currents [10] , given by
according to the equation [11] :
The prefactor β in (1) depends on both geometric and physical parameters of the transistor and the exponent γ, always larger than two, takes into account the superlinear variation of the mobility with the concentration of charge carriers (and thus V G ). The total transistor current can finally be calculated as
where the factor I s takes account of the channel length modulation and reads:
I s models the channel modulation due to the space charge limited (SCL) transport in the depletion region [13] . The value of V Early depends on the transistor length, and has been suitably characterized from measurements. In order to keep the continuity of the model the factor I s multiplies also the linear current, but its effect in the linear region is negligible due to the low V DS .
Given the "shunt combination" of currents in (2) , only the smallest among deep and tail current is relevant for the total channel current: hence for hand calculations the smallest among the currents (1) can be considered alone.
The OTFTs used in this work have a second gate controlling the back side of the channel. This "top" gate has the property to influence the transistor threshold, inducing a capacitive division of the bias voltage applied to the bottom gate (V G ) [12] . The effect of the top gate (inset of Fig. 1 ) on the threshold voltage V T can be modelled as:
In this equation V T G is the voltage applied to the top gate, while the flat band voltage V F B is an intrinsic property of the bottom gate stack, and k is a constant depending on the coupling of the top gate with the channel [8] . It is worth noticing that in our p-type transistors V T is positive for zero top gate bias, hence the devices are conductive already for V GS = 0V . Figure 1 shows the measured and the modelled transfer characteristics of a transistor obtained varying the top gate bias (here it is evident the threshold shifting effect of 
III. DESIGN OF THE TRANSCONDUCTOR
The design of a transconductor begins with the choice of the actual transconductive element. The technology used, like almost every other organic one, does not provide linear resistors, hence the choice is limited between the linear and saturation regions of the OTFT. In this case linearity was preferred over transconductance, and thus the output resistance of the transistor M 2 (see schematic in Fig. 3 ) was used to create the transconductance. The transistor M 1 acts as source follower and applies the input voltage on M 2 . The voltage drop on M 2 sets the current that the current mirror (M 3 and M 4 ) transfer to the output branch. M 5 simply cascodes the output. In case of an ideal source follower and current mirror the transconductance of the circuit would be:
Unfortunately the actual transconductance always happens to be smaller, especially due to few peculiarities of current mirrors in unipolar organic technologies.
A. Current Mirror
Transistors M 3 and M 4 mirror the current from the input branch to the output one. Although really simple, this basic current mirror gains additional interest due to the different physics of the technology underneath. Our transistors have positive threshold voltage, hence the sink device M 3 is always operating in the linear region and M 4 works in saturation only for high source-drain voltages. In our circuit M 5 limits the voltage drop on M 4 which, therefore, is always biased in the ohmic region too. Because of their bias point, it is not possible to obtain together the same transfer function for both the bias and the small-signal currents.
Indeed, being M 3 and M 4 in ohmic region, their current is strongly dependent on V DS , and this voltage changes in a different way for the two devices. If we apply (1) to the current mirror, it can be shown that the small signal current gain
is always smaller than one. The transconductances g m,d4 and g m,d3 can be written respectively as: and T can be calculated to be:
where V G and V S are the DC gate and source voltage of both M 3 and M 4 , while V D is the DC drain voltage of M 4 . T is less than 1 even when V D = V G and the bias currents are identical. This is possible because a small variation of V GS3 corresponds to a change in V DS3 and they both contribute to the variation of I SD3 . In the case of M 4 , V DS4 does not need to change with V GS4 , thus the derivative of I SD4 is in general different from the one of I SD3 .
B. Transconductive Device and Source Follower
The dimensions of M 2 play the most important role in the final transconductance, but an unsuitable choice of M 1 and M 3 can also negatively affect the performance of the final circuit. This happens when the variations of the voltage on M 3 and of the control voltage of M 1 are not negligible. Too small devices M 1 and M 3 will cause V GS1 and V GS3 to be large, decreasing the linearity and drastically reducing the input range. On the other hand, too wide M 3 would result in a waste of area, while a wide M 1 would cause a decrease of the input range. Indeed, for low inputs, the source of M 1 would saturate to ground due to the positive threshold voltage. Hence the linear part of the characteristic would not start for V in = 0V , but for V in > V GS1 (I M AX ). According to these considerations the final design adopts the same dimensions for all the devices of the input branch.
A slightly higher transconductance of the source follower is advantageous in the transconductor, therefore the top gate of M 1 is also driven by the input voltage. It is easily derived combining (1) and (5) that in this configuration the transconductance of the input device increases by a factor (1 + k).
As explained in the subsection IIIA, the devices M 3 and M 4 operate in their linear region. For this reason the output resistance is really low and the output branch needs to be cascoded. This task is carried out by M 5 . It is worth noticing that the presence of M 5 does not increase the output resistance up to around g m r 2 0 , because the source degeneration is weak and the resulting gain of the local negative feedback is low. For this reason the output resistance of the transconductor is, at first order, equal to the output resistance of M 5 . This consideration let us immediately infer the small signal voltage gain of the circuit (when the output is loaded with a current source -a condition that will be referred to as "unloaded"). Both the transconductance and the output resistance are determined by the r 0 of the two OTFTs M 2 and M 5 , hence the unloaded voltage gain reads:
C. Output Resistance and Gain
In order to increase the voltage gain, it is possible to change the dimensions of M 5 to decrease the channel length modulation. Table I produce a proportional increase in the gain, in fact the output resistance of M 5 affects the bias point of M 4 and causes a drop of T and consequently of G m .
IV. MEASURED AND SIMULATED RESULTS
The transconductor was realized in the PolymerVision technology and both the transconductance and the output resistance of the transconductor have been evaluated. The circuit was operated at V DD = 20V and different measurements have been taken for different values of the control voltage V bias with a step for the independent variable of 100mV .
The output resistance is shown in Fig. 5 as a function of the output voltage. This plot was derived from the output current measured applying a constant voltage V in = 5V and sweeping V out from ground to V DD . The measured and simulated output currents are shown in the inset. While increasing the control voltage V bias the output current drops and the resistance rises. The maximum output current goes from 4.098µA for V bias = 0V to 337.3nA for V bias = 20V .
The transconductance was derived from the output current (Fig. 4) obtained sweeping the input voltage from ground to V DD . For this measure the output was biased with a voltage source at V out = 5V . The resulting transconductance as a function of the input voltage V in is shown in Fig. 6 . The current and the transconductance decrease with V bias . Varying the control voltage from ground to V DD , G m goes from 18.67nA/V to 2.16nA/V . From Fig. 6 the influence of V bias on the linearity of the circuit can also be evaluated. The higher the control voltage, the larger is the linear input range or, with the same input range, a higher linearity is achieved.
The sets of data in Fig. 4 , 5 and 6 (summarized in Table  II for V in = 5V and V out = 5V ) also confirm what stated the section IIIC. The unloaded gain of the circuit is indeed almost independent on the bias voltage (and on V T ), while it depends on the difference between the output resistance of the devices M 2 and M 5 . The two devices have here same W/L ratio and channel length, hence the gain is about one. The actual gain value is slightly higher than 1 because the output resistance of the mirror, i.e. of M 4 , increases the output resistance of the transconductor compared to the R out of M 5 . This effect more than compensates the reduction in transconductance G m due to the actual transfer factor T and to the source follower.
Connecting together input and output nodes, a tunable resistor connected to V DD is obtained. The measured current of such configuration is shown in Fig. 7 for different values of the control voltage V bias .
The last figure (Fig. 8) shows the simulated Bode magnitude plot of the transconductor in a G m C filter configuration (see the schematic in the inset). The capacitance of the filter has a value of C = 100pF and the load M 6 is 0V gs connected to embody a current source. The loss of gain due to the finite output resistance of M 6 is not present when M 6 is substituted with an ideal current source. Future work will focus on the realization of a feedback system to match the DC currents of transconductor and load. In this way it would be possible to move the cut-off frequency changing V bias , and thus G m , without influencing the gain. V. CONCLUSION Adopting a physical model of OTFTs a transconductor suitable for analog signal conditioning was designed in a unipolar double gate technology. Simulations approximate well the measurement and demonstrate what analytically derived. The unloaded voltage gain mainly depends on a channel length ratio and is weakly sensitive to most process parameters, e.g. the threshold voltage, and hence to their time variation due to ageing.
